Symbolic methods applied to formal verification and synthesis in embedded systems design158 stránok6 hodin čítaniaPostrážiť
